Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory having isolation units for isolating storage arrays from a shared I/O during retention mode operation

Memory having isolation units for isolating storage arrays from a shared I/O during retention mode operation

US Patent 8767495 · Granted Jul 1, 2014

Estimated economic value: $75,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock circuitry for memory applications2025
Increased throughput for writes to memory2025
Precharge circuitry for use with bitlines2025
Dynamic way-based variable pipeline architecture for on-chip memory2025
Dynamic power management for on-chip memory2025
Circuitry and method2024
Burst read with flexible burst length for on-chip memory2024
System control using sparse data2024
Power-up header circuitry for multi-bank memory2024
Dynamically adjustable pipeline for memory access2024
System cache peak power management2024
System control using sparse data2023