Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast condition code generation for arithmetic logic unit

Fast condition code generation for arithmetic logic unit

US Patent 8762444 · Granted Jun 24, 2014

Estimated economic value: $4,107,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for data bus inversion with improved latency2024
Techniques for data bus inversion with improved latency2024
Fast-bypass memory circuit2018
Cross point switch2017
Execution pipeline data forwarding2017
Cross point switch2015
Fast-bypass memory circuit2014
Fast condition code generation for arithmetic logic unit2014
Advanced repeater with duty cycle adjustment2013
Advanced repeater with duty cycle adjustment2011
Triple latch flip flop system and method2011
Advanced repeater utilizing signal distribution delay2010