Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for data bus inversion with improved latency

Techniques for data bus inversion with improved latency

US Patent 12072815 · Granted Aug 27, 2024

Estimated economic value: $3,353,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache locality when using repurposed cache memory2025
Contention tracking for processor cache management2023
Contention tracking for latency reduction of exclusive operations2023
Fast-bypass memory circuit2018
Information coherency maintenance systems and methods2017
Prefetching according to attributes of access requests2017
Cross point switch2017
Execution pipeline data forwarding2017
Page crossing prefetches2017
System and method for managing cache replacements2016
Using cache hit information to manage prefetches2016
Cross point switch2015