Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density NOR flash array architecture

High density NOR flash array architecture

US Patent 8754463 · Granted Jun 17, 2014

Estimated economic value: $16,755,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Weak erase pulse2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Reducing power consumption in nonvolatile memory due to standby leakage current2022
Method and apparatus to mitigate hot electron read disturbs in 3D NAND devices2022
Flash memory components and methods2022
Memory arrays with bonded and shared logic circuitry2021
Program verify technique for non-volatile memory2020
Three-dimensional (3D) memory with shared control circuitry using wafer-to-wafer2020
Block by deck operations for NAND memory2019
Hidden markov model processing engine2017
Combining of results from multiple decoders2016