Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low read current architecture for memory

Low read current architecture for memory

US Patent 8737151 · Granted May 27, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flash memory devices including dram2024
Semiconductor devices including stacked dies with interleaved wire bonds and ass2024
Memory device with multiple input/output interfaces2024
Microelectronic devices including staircase structures, and related memory devic2024
Salvaging bad blocks in a memory device2024
Memory cell sensing2024
Asymmetric plane driver circuits in a multi-plane memory device2024
Vertical cross-point arrays for ultra-high-density memory applications2023
Bias temperature instability correction in memory arrays2023
Distributed compaction of logical states to reduce program time2023
3D memory array clusters and resulting memory architecture2023
Memory cell programming including applying programming pulses of different pulse2023