Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized simulation technique for design verification of an electronic circuit

Optimized simulation technique for design verification of an electronic circuit

US Patent 8726205 · Granted May 13, 2014

Estimated economic value: $3,040,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip clock controller (OCC) manager based turbo capture clocking2022
Concurrent testing of a logic device and a memory device within a system package2021
Time interleaved scan system2021
In-system structural testing of a system-on-chip (SoC) using a peripheral interf2020
Low pin count test controller2020
Virtual access of input/output (I/O) for test via an on-chip star network2019
Simulating scan tests with reduced resources2015