Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Concurrent testing of a logic device and a memory device within a system package

Concurrent testing of a logic device and a memory device within a system package

US Patent 11011249 · Granted May 18, 2021

Estimated economic value: $521,721,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Massaging device2018
Optimized simulation technique for design verification of an electronic circuit2014
Control of tristate buses during scan test2012
Method and system for testing a settling time for a device-under-test2010
Built in loop back self test in design or on test board for transceivers2009
Method and system for multisite RF transceiver testing2008
DMA engine for fetching words in reverse order2007
Control of tristate buses during scan test2004