Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-system structural testing of a system-on-chip (SoC) using a peripheral interface port

In-system structural testing of a system-on-chip (SoC) using a peripheral interface port

US Patent 10877088 · Granted Dec 29, 2020

Estimated economic value: $26,776,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for lane management in a communication bus2025
Providing acknowledgements for system power management interface2024
High-speed communication link with self-aligned scrambling2023
High-speed communication link with self-aligned scrambling2023
Fast activation during wake up in an audio system2023
I2C bus architecture using shared clock and dedicated data lines2022
High-speed communication link with self-aligned scrambling2022
High-speed communication link with self-aligned scrambling2022
Extended current limit message latency aware performance mitigation2022
Group slave identifier time-multiplexed acknowledgment for system power manageme2022
Hang correction in a power management interface bus2022
Bus controller and related methods2022