Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a planar field effect transistor structure with recesses for epitaxially deposited source/drain regions

Method of forming a planar field effect transistor structure with recesses for epitaxially deposited source/drain regions

US Patent 8697528 · Granted Apr 15, 2014

Estimated economic value: $9,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective local metal cap layer formation for improved electromigration behavior2016
Semiconductor devices having tensile and/or compressive stress and methods of ma2016
Selective local metal cap layer formation for improved electromigration behavior2016
Selective local metal cap layer formation for improved electromigration behavior2016
Semiconductor devices having tensile and/or compressive stress and methods of ma2016
Deep trench MIM capacitor and moat isolation with epitaxial semiconductor wafer 2015
Measuring metal line spacing in semiconductor devices2015
Selective local metal cap layer formation for improved electromigration behavior2015
Doping of copper wiring structures in back end of line processing2015
Semiconductor device processing with reduced wiring puddle formation2015
Semiconductor devices having tensile and/or compressive stress and methods of ma2014
Semiconductor devices having tensile and/or compressive stress and methods of ma2014