Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods of forming memory lines and structures using double sidewall patterning for four times half pitch relief patterning

Apparatus and methods of forming memory lines and structures using double sidewall patterning for four times half pitch relief patterning

US Patent 8679967 · Granted Mar 25, 2014

Estimated economic value: $9,765,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ReRAM MIM structure formation2019
Implementation of VMCO area switching cell to VBL architecture2018
Implementation of VMCO area switching cell to VBL architecture2017
Three dimensional hexagonal matrix memory array2017
Three dimensional non-volatile storage with connected word lines2017
Low forming voltage non-volatile storage device2017
Dielectric-based memory cells having multi-level one-time programmable and bi-le2016
Silicided bit line for reversible-resistivity memory2016
Method of operating FET low current 3D re-ram2016
Low forming voltage non-volatile storage device2016
Method for non-volatile memory having 3D array of read/write elements with effic2016
Methods and apparatus for reducing programming time of a memory cell2015