Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sequential clock gating using net activity and xor technique on semiconductor designs including already gated pipeline design

Sequential clock gating using net activity and xor technique on semiconductor designs including already gated pipeline design

US Patent 8677295 · Granted Mar 18, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Glitch identification and power analysis using simulation vectors2025
Power estimation using input vectors and deep recurrent neural networks2024
Multi-cycle power analysis of integrated circuit designs2024
Waveform based reconstruction for emulation2024
Enhanced glitch estimation in vectorless power analysis2024
Multi-cycle power analysis of integrated circuit designs2023
Waveform based reconstruction for emulation2023
Selecting a subset of training data from a data pool for a power prediction mode2023
Glitch source identification and ranking2023
Waveform based reconstruction for emulation2021
Generating SAIF efficiently from hardware platforms2020
Formal clock network analysis, visualization, verification and generation2020