Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for cooperative software multitasking in a processor system with a partitioned register file

Method and apparatus for cooperative software multitasking in a processor system with a partitioned register file

US Patent 8677101 · Granted Mar 18, 2014

Estimated economic value: $3,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically allocating memory controller resources for extended prefetching2024
Trusted timestamping2023
Reduced system memory latency via a variable latency interface2022
Tracking address ranges for computer memory errors2021
Performing error correction in computer memory2021
Common high and low random bit error correction logic2021
Common high and low random bit error correction logic2020
Managing entries in a mark table of computer memory errors2019
Dynamic power meter with improved accuracy and single cycle resolution2019
Confirming memory marks indicating an error in computer memory2019
Arranging binary code based on call graph partitioning2019
Arranging binary code based on call graph partitioning2019