Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating a layout of an integrated circuit comprising both standard cells and at least one memory instance

Method of generating a layout of an integrated circuit comprising both standard cells and at least one memory instance

US Patent 8645893 · Granted Feb 4, 2014

Estimated economic value: $39,473,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power distribution2025
Cell architecture with backside power rails2025
Bitcell architecture with time-multiplexed ports2024
Cell architecture with backside power rails2023
Pulse stretcher circuitry2023
Power distribution circuitry2022
Computer implemented system and method for generating a layout of a cell definin2022
Computer implemented system and method for generating a layout of a cell definin2022
Power rail stitching technique2021
Metal layout techniques2021
Memory structure with bitline strapping2021
Power distribution2021