Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and methods for providing refresh addresses and alternate refresh addresses to be refreshed

Circuits and methods for providing refresh addresses and alternate refresh addresses to be refreshed

US Patent 8630141 · Granted Jan 14, 2014

Estimated economic value: $7,948,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for capturing data in a memory2014
Reduced-delay clocked logic2010
Apparatus and method for dynamically controlling data transfer in memory device2007
Compressed input/output test mode1999
Method and apparatus for preventing postamble corruption within a memory system1999
Redundancy architecture and method for block write access cycles permitting defe1999
Non-delay based address transition detector (ATD)1997
No latency pipeline1996
High performance extended data out1996
Semiconductor memory circuit with block overwrite1995
Blocked flash write in dynamic RAM devices1994
Memory system and unique memory chip allowing island interlace1994