Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compressed input/output test mode

Compressed input/output test mode

US Patent 6009026 · Granted Dec 28, 1999

Estimated economic value: $29,413,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for capturing data in a memory2014
Circuits and methods for providing refresh addresses and alternate refresh addre2014
Reduced-delay clocked logic2010
Apparatus and method for dynamically controlling data transfer in memory device2007
Display unit2002
Method and apparatus for preventing postamble corruption within a memory system1999
Decorative clock1999
Redundancy architecture and method for block write access cycles permitting defe1999
Rotary vane display for a vending machine1997
Non-delay based address transition detector (ATD)1997
Multiple data registers and addressing technique therefore for block/flash writi1996
No latency pipeline1996