Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical transistor with hardening implatation

Vertical transistor with hardening implatation

US Patent 8617952 · Granted Dec 31, 2013

Estimated economic value: $17,228,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supports for semiconductor structures2025
Pseudo-differential de-glitch sense amplifier2025
Method for forming a handling substrate for a composite structure intended for R2025
Power multiplexer2025
Power level comparator with switching input2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Astrocyte-specific nucleic acid aptamer and use thereof2025
Composition and method for cultivation, expansion, preservation and/or cell pret2024
Memory with bitcell power boosting2024
Memory with double redundancy2024
Power supply circuit with reduced leakage current2024
Method of pseudo-triple-port SRAM datapaths2024