Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical bottom-up clock domain crossing verification

Hierarchical bottom-up clock domain crossing verification

US Patent 8607173 · Granted Dec 10, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-machine version independent hierarchical verification2025
Multi-machine version independent hierarchical verification2025
Hardware security checks in static verification of integrated circuit designs2025
Method and system for secure data transmission2025
Knowledge distillation for autonomous vehicles2025
Pedestrian intent yielding2024
Memory optimization for storing objects in nested hash maps used in electronic d2024
Memory optimization for storing objects in nested hash maps used in electronic d2024
Reset domain crossing detection and simulation2024
Machine learning (ML)-based static verification for derived hardware-design elem2022
Convergence centric coverage for clock domain crossing (CDC) jitter in simulatio2022
Determining and verifying metastability in clock domain crossings2022