Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS process to improve SRAM yield

CMOS process to improve SRAM yield

US Patent 8603875 · Granted Dec 10, 2013

Estimated economic value: $7,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for integrated test on primary-secondary pole-mounted breaker2022
Array power supply-based screening of static random access memory cells for bias2022
Semiconductor device manufacturing method with reduced gate electrode height los2020
Embedded tungsten resistor2019
Method for manufacturing a semiconductor device having a fin located on a substr2019
Embedded tungsten resistor2018
MOS transistor structure and method of forming the structure with vertically and2018
Array power supply-based screening of static random access memory cells for bias2017
Method of design rule check for off-grid irregular layout with on-grid design ru2017
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2017
Semiconductor structure and fabrication method thereof, and static random access2017
Efficient buried oxide layer interconnect scheme2017