Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated scalable verification for hardware designs at the register transfer level

Automated scalable verification for hardware designs at the register transfer level

US Patent 8601414 · Granted Dec 3, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sequential non-deterministic detection in hardware design2019
Verification of complex systems that can be described by a finite state transiti2016
Sequential non-deterministic detection in hardware design2015
Automated scalable verification for hardware designs at the register transfer le2015
Automated scalable verification for hardware designs at the register transfer le2015
Automated scalable verification for hardware designs at the register transfer le2015
Functional timing analysis for characterization of virtual component blocks2008
System and method for timing abstraction of digital logic circuits2005
Functional timing analysis for characterization of virtual component blocks2002
System and method for timing abstraction of digital logic circuits2002