{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Semiconductor chip stacking for redundancy and yield improvement", "item": "https://www.patentleaderboard.com/patent/8597960"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor chip stacking for redundancy and yield improvement

Semiconductor chip stacking for redundancy and yield improvement

US Patent 8597960 · Granted Dec 3, 2013

Estimated economic value: $7,507,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus of integrating memory stacks2025
Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics2025
Flexible, scalable graph-processing accelerator2025
Memory sprinting2025
Device and method for accelerating matrix multiply operations2024
Memory sprinting2024
Assembly including plural through wafer vias, method of cooling the assembly and2024
Flexible, scalable graph-processing accelerator2024
Error detection and correction in memory modules using programmable ECC engines2024
Method for a reliability, availability, and serviceability-conscious huge page s2023
Device and method for accelerating matrix multiply operations2023
Method and apparatus of integrating memory stacks2023