Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics

Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics

US Patent 12327580 · Granted Jun 10, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices, systems, and methods for detecting and mitigating silent data corruptio2025
Method and apparatus of integrating memory stacks2025
Systems, devices, and methods of cache memory2025
Flexible, scalable graph-processing accelerator2025
Memory sprinting2025
Device and method for accelerating matrix multiply operations2024
Memory sprinting2024
Devices, systems, and methods for detecting and mitigating silent data corruptio2024
Flexible, scalable graph-processing accelerator2024
Error detection and correction in memory modules using programmable ECC engines2024
Method for a reliability, availability, and serviceability-conscious huge page s2023
Device and method for accelerating matrix multiply operations2023