Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods including features of power supply noise reduction and/or power-saving for high speed delay lines

Systems and methods including features of power supply noise reduction and/or power-saving for high speed delay lines

US Patent 8575982 · Granted Nov 5, 2013

Estimated economic value: $1,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computational memory cell and processing array device using the memory cells for2023
Storage array circuits and methods for computational memory cells2022
Processing array device that performs one cycle full adder operation and bit lin2021
Computational memory cell and processing array device using memory cells2021
Vehicle supercharging system and control method thereof2021
Computational memory cell and processing array device using the memory cells for2021
Computational memory cell and processing array device using complementary exclus2021
Ultra low VDD memory cell with ratioless write port2021
Processing array device that performs one cycle full adder operation and bit lin2021
Processing array device that performs one cycle full adder operation and bit lin2020
Computational memory cell and processing array device using memory cells2020
Computational memory cell and processing array device with ratioless write port2020