Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processing array device that performs one cycle full adder operation and bit line read/write logic features

Processing array device that performs one cycle full adder operation and bit line read/write logic features

US Patent 10930341 · Granted Feb 23, 2021

Estimated economic value: $1,368,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detachable camera and operation method thereof2025
Automatic tracking method and tracking system applied to pan-tilt-zoom camera de2025
Computational memory cell and processing array device using the memory cells for2023
Operation judgment method for interactive touch system2023
Pairing and interconnecting method between electronic devices2022
Orthogonal data transposition system and method during data transfers to/from a 2022
Write data processing methods associated with computational memory cells2022
Write data processing methods associated with computational memory cells2022
Storage array circuits and methods for computational memory cells2022
Read data processing circuits and methods associated with computational memory c2021
Read data processing circuits and methods associated with computational memory c2021
Results processing circuits and methods associated with computational memory cel2021