Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for the vertical interconnection of 3D electronic modules by vias

Process for the vertical interconnection of 3D electronic modules by vias

US Patent 8567051 · Granted Oct 29, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process for producing a high-frequency-compatible electronic module2023
Process for the wafer-scale fabrication of hermetic electronic modules2019
Method of miniaturized chip on chip interconnection of a 3D electronic module2019
3D electronic module comprising a ball grid array stack2018
Method of collective fabrication of 3D electronic modules configured to operate 2018
Method for producing reconstituted wafers with support of the chips during their2015
Method for positioning chips during the production of a reconstituted wafer2014
Method for collective fabrication of 3D electronic modules comprising only valid2014
Method for positioning chips during the production of a reconstituted wafer2013
Process for the wafer-scale fabrication of electronic modules for surface mounti2013
3D electronic module2012
Low-thickness electronic module comprising a stack of electronic packages provid2012