Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Insertion of faults in logic model used in simulation

Insertion of faults in logic model used in simulation

US Patent 8566059 · Granted Oct 22, 2013

Estimated economic value: $5,163,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
User privacy for autonomous vehicles2024
Diagnostic enhancement for multiple instances of identical structures2022
Dynamic weight selection process for logic built-in self test2021
Operating pulsed latches on a variable power supply2021
Logic built-in self test dynamic weight selection method2021
Iterative functional test exerciser reload and execution2021
Dynamically power noise adaptive automatic test pattern generation2020
Built-in device testing of integrated circuits2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020
Logic built in self test circuitry for use in an integrated circuit with scan ch2020