Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method thereof for hybrid timing exception verification of an integrated circuit design

Apparatus and method thereof for hybrid timing exception verification of an integrated circuit design

US Patent 8560988 · Granted Oct 15, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formal clock network analysis, visualization, verification and generation2020
System and method for managing and composing verification engines2019
Reset domain crossing management using unified power format2019
System and method for netlist clock domain crossing verification2017
System and method for reactive initialization based formal verification of elect2017
Apparatus and method thereof for hybrid timing exception verification of an inte2015
System and method for a hybrid clock domain crossing verification2015
System and method for abstraction of a circuit portion of an integrated circuit2014
Hierarchical bottom-up clock domain crossing verification2013
Method for clock synchronization validation in integrated circuit design2009
Method for clock synchronization validation in integrated circuit design2006