Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses

Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses

US Patent 8527804 · Granted Sep 3, 2013

Estimated economic value: $9,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Load-store unit dual tags and replays2024
Mixed-width SIMD operations using even/odd register pairs for wide data elements2019
System and method for piecewise linear approximation2019
FIFO load instruction2017
Per thread cacheline allocation mechanism in shared partitioned caches in multi-2017
System and method for reducing cross coupling effects2017
System and method of processing hierarchical very long instruction packets2017
Arbitrary size table lookup and permutes with crossbar2017
Vector indirect element vertical addressing mode with horizontal permute2017
Vector register addressing and functions based on a scalar register data value2017
Multi-port memory circuits2016
Multi-port memory circuits2016