Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-side interconnected CMOS for stacked integrated circuits

Dual-side interconnected CMOS for stacked integrated circuits

US Patent 8525342 · Granted Sep 3, 2013

Estimated economic value: $9,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrostatic discharge diodes and methods of forming electrostatic discharge di2016
Panelized backside processing for thin semiconductors2016
Magnetic film enhanced inductor2015
Electrostatic protection for stacked multi-chip integrated circuits2015
Semiconductor device having stacked memory elements and method of stacking memor2015
Electrostatic discharge diode2015
Semiconductor device having stacked memory elements and method of stacking memor2015
System and method for automated test script generation2015
Dual-side interconnected CMOS for stacked integrated circuits2014
Dual-side interconnected CMOS for stacked integrated circuits2014
Nano-enhanced evanescence integrated technique (NEET) based microphotonic device2014
Microfabricated pillar fins for thermal management2014