Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully depleted SOI device with buried doped layer

Fully depleted SOI device with buried doped layer

US Patent 8492844 · Granted Jul 23, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vehicle having a storage assembly for storing and dispensing a pressurised gas, 2023
Antifuse cell comprising program transistor and select transistor arranged on op2019
Method for producing a pressure accumulator, and pressure accumulator2018
Device for storing and delivery of a liquid and/or gaseous medium under pressure2017
SOI finfet with reduced fin width dependence2017
Pseudo-inverter circuit with multiple independent gate transistors2016
Device having a contact between semiconductor regions through a buried insulatin2016
Back gate in select transistor for eDRAM2016
Back gate in select transistor for eDRAM2016
Sense amplifier with dual gate precharge and decode transistors2016
Sense amplifier with dual gate precharge and decode transistors2016
Semiconductor memory having staggered sense amplifiers associated with a local c2015