Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods including clock features such as minimization of simultaneous switching outputs (SSO) effects involving echo clocks

Systems and methods including clock features such as minimization of simultaneous switching outputs (SSO) effects involving echo clocks

US Patent 8488408 · Granted Jul 16, 2013

Estimated economic value: $1,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated pedicle screw planning2025
Systems and methods for adjusting light emitted from a display2025
Systems and methods for adjusting light emitted from a display2023
Computational memory cell and processing array device using the memory cells for2023
Systems and methods for adjusting light emitted from a display2022
Storage array circuits and methods for computational memory cells2022
Processing array device that performs one cycle full adder operation and bit lin2021
Computational memory cell and processing array device using memory cells2021
Computational memory cell and processing array device using the memory cells for2021
Computational memory cell and processing array device using complementary exclus2021
Ultra low VDD memory cell with ratioless write port2021
Processing array device that performs one cycle full adder operation and bit lin2021