Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing interfacial layer thickness for high-k and metal gate stack

Method for reducing interfacial layer thickness for high-k and metal gate stack

US Patent 8470659 · Granted Jun 25, 2013

Estimated economic value: $6,755,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FinFET device having a channel defined in a diamond-like shape semiconductor str2025
Method of manufacturing a semiconductor device2025
Interconnect layout for semiconductor device2025
Semiconductor structure, electronic device, and method of manufacturing semicond2025
Microelectrode device, microfluidic chip, and microfluidic examination method2025
Method for fabricating a strained structure and structure formed2025
Integrated circuit fin structure2025
Microfluidic test system and microfluidic test method2025
Particulate matter detection device and detection method2025
Video display systems, portable video display apparatuses and video enhancement 2025
Manufacturing method for semiconductor structure having a plurality of fins2025
Image sensors chip with depth information2025