Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of cache architecture generated from a high-level language description

Optimization of cache architecture generated from a high-level language description

US Patent 8468510 · Granted Jun 18, 2013

Estimated economic value: $39,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Server offload card with SoC and FPGA2023
Persistence of write requests in a database proxy2022
System and method for a database proxy2022
Techniques for accelerating compaction2022
System and method to accelerate compaction2021
System and method for a database proxy2021
Data processing system having a hardware acceleration plane and a software plane2021
Partially reconfiguring acceleration components2021
Network traffic routing in distributed computing systems2021
Systems and methods for congestion control in a network2021
Allocating acceleration component functionality for supporting services2020
Network traffic rate limiting in computing systems2020