Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits

Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits

US Patent 8468482 · Granted Jun 18, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using barycenter compact model to determine IR drop for circuit network2024
Links platform-as-a-service2024
Links as actors in a file system2024
Barycenter compact model to determine IR drop exact solution for circuit network2023
Proxy links to support legacy links2023
Co-managing links with a link platform and partner service2023
Using a barycenter compact model for a circuit network2023
Using a Barycenter compact model for a circuit network2021
Partitioning a system graph for circuit simulation to obtain an exact solution2020
Method and system for dimensional uniformity using charged particle beam lithogr2019
Using a Barycenter compact model for a circuit network2019
Partitioning electronic circuits for simulation on multiple processors2018