Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming a PMOS device with in situ doped epitaxial source/drain regions

Methods of forming a PMOS device with in situ doped epitaxial source/drain regions

US Patent 8466018 · Granted Jun 18, 2013

Estimated economic value: $4,315,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device including a floating gate electrode and a layer of ferroelectric material2022
Three-dimensional transistor with improved channel mobility2019
Non-volatile transistor element including a buried ferroelectric material based 2019
NVM device in SOI technology and method of fabricating an according device2018
Ferroelectric FinFET2018
Ferroelectric FinFET2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
Semiconductor-on-insulator wafer, semiconductor structure including a transistor2018
Semiconductor structure including a first transistor and a second transistor2018
Semiconductor structure including a first transistor and a second transistor2018
Method of forming a device including a floating gate electrode and a layer of fe2018
Method including a formation of a transistor and semiconductor structure includi2017