Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for and method of providing a floating-point adder

Circuit for and method of providing a floating-point adder

US Patent 8463835 · Granted Jun 11, 2013

Estimated economic value: $33,985,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing engine arrangement in a device2024
Shared multi-port memory from single port2023
Data processing engine arrangement in a device2023
Shared multi-port memory from single port2022
User-programmable LDPC decoder2021
System and method for determining bit types for polar encoding and decoding2021
Sub-matrix reduction for quasi-cyclic LDPC codes2021
Data selection network for a data processing engine in an integrated circuit2021
Cascade streaming between data processing engines in an array2021
Streaming interconnect architecture for data processing engine array2021
Data processing engine arrangement in a device2020
Low-density parity check decoder using encoded no-operation instructions2020