Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple-capture DFT system to reduce peak capture power during self-test or scan test

Multiple-capture DFT system to reduce peak capture power during self-test or scan test

US Patent 8458544 · Granted Jun 4, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for broadcasting scan patterns in a scan-based integrated c2017
Multiple-capture DFT method for detecting or locating crossing clock-domain faul2017
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2016
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2016
Method and apparatus for broadcasting scan patterns in a scan-based integrated c2015
Method and apparatus for broadcasting scan patterns in a scan-based integrated c2015
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2015
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2015
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2015
Computer-aided design (CAD) multiple-capture DFT system for detecting or locatin2015
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2015
Multiple-capture DFT system for detecting or locating crossing clock-domain faul2015