Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error handling mechanism for a tag memory within coherency control circuitry

Error handling mechanism for a tag memory within coherency control circuitry

US Patent 8458532 · Granted Jun 4, 2013

Estimated economic value: $6,380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prefetch store filtering2024
Methods and apparatus for predicting instructions for execution2024
Data processing2022
Increasing effective cache associativity2021
Methods and apparatus for monitoring prefetcher accuracy information using a pre2021
Data processing2021
Register mapping of register specifiers to registers depending on a key value us2020
Resetting operating state holding element2020
Handling move instructions via register renaming or writing to a different physi2020
Reset attack detection2019
Provision of access control data within a data processing system2017
Speculative register file read suppression2017