Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for parallel processing of IC design layouts

US Patent 8448096 · Granted May 21, 2013

Estimated economic value: $3,907,000

Assignee

Inventors

View full patent text on Google Patents →