Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pausing and activating thread state upon pin assertion by external logic monitoring polling loop exit time condition

Pausing and activating thread state upon pin assertion by external logic monitoring polling loop exit time condition

US Patent 8447960 · Granted May 21, 2013

Estimated economic value: $6,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ordering collaborative actions in a graphical user interface2025
Location coordinate-based user authentication with device loss security toleranc2025
User authentication based on periodic sampling of location coordinates2025
Controlling a display based on a proximity of a portable device2025
Method for concealing sensitive mail return addresses2024
Server recovery from a change in storage control chip2024
Autonomous webpage content summation2024
Methods and systems for creating root-of-trust for computing system components2023
Methods and systems for creating root-of-trust for computing system components2023
Transactional lock elision with delayed lock checking2023
Hybrid data-model parallelism for efficient deep learning2023
Server recovery from a change in storage control chip2022