{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Reassembling scattered logic blocks in integrated circuits", "item": "https://www.patentleaderboard.com/patent/8443327"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reassembling scattered logic blocks in integrated circuits

Reassembling scattered logic blocks in integrated circuits

US Patent 8443327 · Granted May 14, 2013

Estimated economic value: $10,515,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structures for LUT-based arithmetic in PLDs2017
Programmable logic device having logic elements with dedicated hardware to confi2015
Register retiming technique2015
Register retiming technique2014
Structures for LUT-based arithmetic in PLDs2014
Programmable logic device having logic elements with dedicated hardware to confi2013
Graphical user aid for technology migration and associated methods2013
Flexible RAM clock enable2012
Partial compilation of circuit design with new software version to obtain a comp2012
Graphical user aid for technology migration and associated methods2012
Gated clock conversion2011
Methods of verifying functional equivalence between FPGA and structured ASIC log2011