Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for PMOS devices with high K metal gate integration and SiGe channel engineering

Method and structure for PMOS devices with high K metal gate integration and SiGe channel engineering

US Patent 8440547 · Granted May 14, 2013

Estimated economic value: $10,375,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronically programmable fuse with heating transistors2025
Lateral phototransistor2025
Semiconductor-on-insulator field-effect transistors including stress-inducing co2025
IC device with vertically-graded silicon germanium region adjacent device channe2025
Energy storage method using aluminum oxide protected lithium metal tunable 3D si2025
Lateral bipolar transistors2025
Lateral bipolar transistors with gate structure aligned to extrinsic base2025
Vertical silicon Josephson Junction device for qubit applications2025
Lateral bipolar transistor with gated collector2025
Electro-absorption modulators with stacked waveguide tapers2025
Cluster tool for production-worthy fabrication of Dolan bridge quantum Josephson2025
Bipolar transistor structure on semiconductor fin and methods to form same2024