Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for implementing efficient locking to facilitate parallel processing of IC designs

Method and system for implementing efficient locking to facilitate parallel processing of IC designs

US Patent 8438512 · Granted May 7, 2013

Estimated economic value: $1,951,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D chip with shared clock distribution network2024
3D chip with shared clock distribution network2023
Systems and methods for inter-die block level design2021
Face-to-face mounted IC dies with orthogonal top interconnect layers2021
3D chip sharing power circuit2020
Systems and methods for inter-die block level design2020
3D chip sharing clock interconnect layer2020
Face-to-face mounted IC dies with orthogonal top interconnect layers2020
Mechanism and method to implement a reader mechanism for a container-based monit2014
Method and mechanism for implementing extraction for an integrated circuit desig2014
Method and mechanism for identifying and tracking shape connectivity2014
Transient differential switching regulator2013