Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System-on-chip with memory speed control core

System-on-chip with memory speed control core

US Patent 8438358 · Granted May 7, 2013

Estimated economic value: $3,022,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Innovative way to improve the translation lookaside buffer (TLB) miss latency2025
Method and system for performing a compaction/merge job using a merge based tile2025
Mechanism for improved data availability for DRAM in the presence of uncorrectab2024
Method to dynamically inject errors in a repairable memory on silicon and a meth2019
Two wire serial voltage identification protocol2018
Debugging processor hang situations using an external pin2016
Processor hang detection and recovery2016
System and method for the detection of helmet-to-helmet contact2015
System-on-chip with feedback loop for processor frequency control2014
Dynamic memory module switching with read prefetch caching2014
Dynamic memory module switching with read prefetch caching2014
System-on-chip with thermal management core2014