Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to dynamically inject errors in a repairable memory on silicon and a method to validate built-in-self-repair logic

Method to dynamically inject errors in a repairable memory on silicon and a method to validate built-in-self-repair logic

US Patent 10204698 · Granted Feb 12, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Innovative way to improve the translation lookaside buffer (TLB) miss latency2025
Method and system for performing a compaction/merge job using a merge based tile2025
Method, apparatus, and system for calibrating a processor power level estimate2025
Mechanism for improved data availability for DRAM in the presence of uncorrectab2024
Virtualized scan chain testing in a random access memory (RAM) array2024
Two wire serial voltage identification protocol2018
Debugging processor hang situations using an external pin2016
Computer implemented system for locating users and a method thereof2016
Processor hang detection and recovery2016
System-on-chip with feedback loop for processor frequency control2014
Dynamic memory module switching with read prefetch caching2014
System-on-chip with thermal management core2014