Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Debugging processor hang situations using an external pin

Debugging processor hang situations using an external pin

US Patent 9424165 · Granted Aug 23, 2016

Estimated economic value: $2,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Innovative way to improve the translation lookaside buffer (TLB) miss latency2025
Method and system for performing a compaction/merge job using a merge based tile2025
Mechanism for improved data availability for DRAM in the presence of uncorrectab2024
Method to dynamically inject errors in a repairable memory on silicon and a meth2019
Two wire serial voltage identification protocol2018
Processor hang detection and recovery2016
Processor hang detection and recovery2016
System-on-chip with feedback loop for processor frequency control2014
Dynamic memory module switching with read prefetch caching2014
System-on-chip with thermal management core2014
System and method for adaptively configuring an L2 cache memory mesh2014
System-on-chip with management module for controlling processor core internal vo2014