Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design-for-test technique to reduce test volume including a clock gate controller

Design-for-test technique to reduce test volume including a clock gate controller

US Patent 8412994 · Granted Apr 2, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and device for reducing instantaneous voltage droop during a scan shift o2014
Method and an apparatus for evaluating small delay defect coverage of a test pat2013
Method for generating test patterns for small delay defects2013
Test circuit and method for testing of infant mortality related defects2012
Enhanced logic built-in self-test module and method of online system testing emp2010
Method for implementing test generation for systematic scan reconfiguration in a2009
System and method for improving transition delay fault coverage in delay fault t2008
Method and system for improving quality of a circuit through non-functional test2008
System and method for improving transition delay fault coverage in delay fault t2007