Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for implementing test generation for systematic scan reconfiguration in an integrated circuit

Method for implementing test generation for systematic scan reconfiguration in an integrated circuit

US Patent 7555688 · Granted Jun 30, 2009

Estimated economic value: $9,997,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical fiber-based hydrophone2025
System and device for reducing instantaneous voltage droop during a scan shift o2014
System and device for reducing instantaneous voltage droop during a scan shift o2014
Method and an apparatus for evaluating small delay defect coverage of a test pat2013
Test technique to apply a variable scan clock including a scan clock modifier on2013
Design-for-test technique to reduce test volume including a clock gate controlle2013
Method for generating test patterns for small delay defects2013
Test circuit and method for testing of infant mortality related defects2012
Testing a circuit with compressed scan chain subsets2010
Enhanced logic built-in self-test module and method of online system testing emp2010
System and method for improving transition delay fault coverage in delay fault t2008
System and method for improving transition delay fault coverage in delay fault t2008