Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM layout with vertical FETs and method of formation

DRAM layout with vertical FETs and method of formation

US Patent 8389360 · Granted Mar 5, 2013

Estimated economic value: $2,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photoresist processing methods2014
Flash memory with recessed floating gate2013
DRAM layout with vertical FETS and method of formation2013
Photoresist processing methods2012
DRAM layout with vertical FETs and method of formation2012
DRAM layout with vertical FETS and method of formation2011
Flash memory with recessed floating gate2011
Photoresist processing methods2011
DRAM layout with vertical FETs and method of formation2011
DRAM including a vertical surround gate transistor2010
DRAM layout with vertical FETS and method of formation2010
Flash memory with recessed floating gate2010