Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM layout with vertical FETs and method of formation

DRAM layout with vertical FETs and method of formation

US Patent 8274106 · Granted Sep 25, 2012

Estimated economic value: $2,699,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for fabricating a memory device with a dielectric etch stop2016
Method and apparatus for fabricating a memory device with a dielectric etch stop2015
Efficient pitch multiplication process2015
Processes and apparatus having a semiconductor fin2014
Reverse construction integrated circuit2014
Photoresist processing methods2014
Semiconductor substrates with undercut structures2014
Flash memory with recessed floating gate2013
Semiconductor constructions containing tubular capacitor storage nodes, and reta2013
DRAM layout with vertical FETS and method of formation2013
Immersion photolithography scanner2013
Efficient pitch multiplication process2013