Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic verification module apparatus to serve as a hyper prototype for debugging an electronic design that exceeds the capacity of a single FPGA

Logic verification module apparatus to serve as a hyper prototype for debugging an electronic design that exceeds the capacity of a single FPGA

US Patent 8356272 · Granted Jan 15, 2013

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verification module apparatus for debugging software and timing of an embedded p2015
Verification module apparatus to serve as a prototype for functionally debugging2013
Scalable reconfigurable prototyping system and method2008
Timing driven method for laying out a user's circuit onto a programmable integra1996
Logic placement using positionally asymmetrical partitioning method1996
Logic placement using positionally asymmetrical partitioning algorithm1993